Current Based Delay Models: A Must For Nanometer Timing
نویسنده
چکیده
In order to accurately account for nanometer effects during timing analysis, traditional cell models must be replaced. The assumption of linear input voltages and lumped output load are no longer valid [1]. The existing cell delay models do not match well with the advanced interconnect delay models. Interconnect models consume linear voltage waveforms produced by these cell models and produce voltage waveforms for consumption by downstream cell models. Further, the arbitrary waveforms produced by these interconnect models are linearized for consumption by cell models. Current based delay models circumvent this problem and provide a cell delay model which can both produce and consume nonlinear current/voltage waveforms.
منابع مشابه
Power Supply Network Aware Timing Analysis Using S-parameter In Nanometer Digital Circuits
This paper describes a novel technique to analyze the effects of supply voltage noise on circuit delay for nanometer VLSI circuits. Scattering parameters are used to analyze the power supply noise and to reduce runtime and memory usage. The interconnections of the power grid are modeled by RLC passive elements, constant voltage and time-varying current sources. A fast and accurate MOS modeling ...
متن کاملA Minimal-Cost Inherent-Feedback Approach for Low-Power MRF-Based Logic Gates
The Markov random field (MRF) theory has been accepted as a highly effective framework for designing noise-tolerant nanometer digital VLSI circuits. In MRF-based design, proper feedback lines are used to control noise and keep the circuits in their valid states. However, this methodology has encountered two major problems that have limited the application of highly noise immune MRF-based circui...
متن کاملTest-Pattern Grading and Pattern Selection for Small-Delay Defects1,2
Timing-related defects are becoming increasingly important in nanometer technology designs. Small delay variations induced by crosstalk, process variations, powersupply noise, as well as resistive opens and shorts can potentially cause timing failures in a design, thereby leading to quality and reliability concerns. We present a testgrading technique to leverage the method of output deviations ...
متن کاملLibrary Compatible Variational Delay Computation
With technology steadily progressing into nanometer dimensions, precise control over all aspects of the fabrication process becomes an area of increasing concern. Process variations have immediate impact on circuit performance and behavior and standard design and signoff methodologies have to account for such variability. In this context, timing verification, already a challenging task due to t...
متن کاملRandom Process Variation in Deep-Submicron CMOS
One of the most notable features of nanometer scale CMOS technology is the increasing magnitude of variability of the key parameters affecting performance of integrated circuits [1]. Although scaling made controlling extrinsic variability more complex, nonetheless, the most profound reason for the future increase in parameter variability is that the technology is approaching the regime of funda...
متن کامل